


U.S. Patent Application For

**RELAY SOCKET WITH LEAKAGE CURRENT
SUPPRESSION**

By:

**Dallas J. Bergh
Patrick K. Duffy**

NUMBER: <u>EL 652 336 465 US</u>	EXPRESS MAIL MAILING LABEL <u>EL 652 336 465 US</u>
DATE OF DEPOSIT: <u>September 28, 2001</u>	
<p>Pursuant to 37 C.F.R. § 1.10, I hereby certify that I am personally depositing this paper or fee with the U.S. Postal Service, "Express Mail Post Office to Addressee" service on the date indicated above in a sealed envelope (a) having the above-numbered Express Mail label and sufficient postage affixed, and (b) addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.</p>	
9/28/01 Date	 Lynda Howell

RELAY SOCKET WITH LEAKAGE CURRENT SUPPRESSION

BACKGROUND OF THE INVENTION

5 The present invention relates generally to the control of electrical circuits such as relays. More particularly, the invention relates to a technique for avoiding the ill effects of leakage current in circuits designed to switch on and off coils or other operators for such devices.

10 Many applications exist for remote switching devices such as relays. In general, such devices typically include one or more contacts which can be opened or closed in response to energization of a coil. Both electromechanical and solid state relays are commonly available. Sizes and ratings of such devices vary widely, depending upon the needs of particular applications, and upon such factors as whether the relays power significant loads or simply provide low-level feedback. Families of relays are currently available which are quite small in physical packaging, and which can be mounted on circuit boards, and other relatively small supports.

15 A difficulty in application and reliability of certain relays resides in the presence of leakage current in circuitry used to energize the relay coil. In certain relays, particularly in smaller size relays such as those mountable on circuit boards and other small support structures, even low levels of leakage current can cause the relay coil to be energized when such energization is not desired, thereby causing the relay to open or close in an undesirable fashion. Similarly, such leakage current can cause the coil to remain energized a sufficient degree to prevent shifting of the contact or contacts upon removal of a control signal to the coil. In either case, the reliability of the relay and the signals produced by the relay is jeopardized by the leakage current.

20

25

There is a need, therefore, for an improved technique for controlling relays and similar circuits. There is a particular need for circuitry which can more reliably switch on and off a relay coil. There is, at present, a need for relatively straightforward and simple circuitry which can suppress leakage current in relay circuits so as to improve their reliability.

5

SUMMARY OF THE INVENTION

The present invention provides a control circuit for relays and similar devices designed to respond to such needs. The circuitry is particularly well-suited to controlling energization current to a coil, such as a relay coil. The circuit effectively suppresses leakage current at levels which could cause false energization or prevent deenergization of the relay coil in operation. The technique is particularly well-suited to small relay circuits, such as those used in circuit board-mountable or similar relays. Moreover, the technique may be used for circuits in which control signals are applied in either alternating current or direct current form. The circuitry can be adapted for a range of voltage ratings, with the present embodiments being provided for at least two different voltage ratings.

The technique makes use of signal conditioning circuitry for incoming control signals, such as to convert incoming alternating current signals to direct current signals. Other signal conditioning circuitry is used to smooth direct current waveforms in a direct current bus. Other signal conditioning circuitry serves to limit the voltage across the bus. A solid state switch is employed to regulate current through the controlled device, a relay coil in a present embodiment. The coil is placed in series with the solid state switch. A leakage current suppression circuit is placed in parallel with the solid state switch, and is used to switch on and off the solid state switch, permitting current through the coil, only if the applied control signals exceed a leakage current threshold.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other advantages and features of the invention will become apparent upon reading the following detailed description and upon reference to the drawings in which:

5

Figure 1 is a diagrammatical representation of a terminal block incorporating circuitry for suppressing leakage current in a relay control circuit in accordance with aspects of the present technique;

10

Figure 2 is an exemplary elevational view of a printed circuit board on which a circuit in accordance with the present technique may be mounted in a terminal block such as that illustrated in Figure 1;

15

Figure 3 is a functional block diagram of a control circuit for regulating and suppressing leakage current in accordance with aspects of the present technique;

20

Figure 4 is a circuit diagram of an exemplary control circuit in accordance with the present technique; and

Figure 5 is a circuit diagram for a second exemplary embodiment of a control circuit in accordance with the present technique.

DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS

25

Turning now to the drawings, and referring first to Figure 1, a relay 10 is illustrated in an exemplary embodiment as being supported on a terminal block 12. Relay 10 is designed to be received on the terminal block and to receive control signals, and to produce output signals as summarized more fully below. The terminal block 12 supports a circuit board 14 which is designed to power the relay and to carryout control functions

in accordance with aspects of the present technique. In the diagrammatical representation of Figure 1, terminal block 12 is illustrated as including a housing 16 in which the circuit board is mounted. In practice, the circuit board may be covered with a mating housing section, where desired. A bay or recess 18 is provided in an upper section of the terminal block 12 for receiving the relay 10. In the illustrated embodiment, the terminal block 12 is designed to be mounted via a mounting interface 20 at its lower extremity. The mounting interface 20 in the illustrated embodiment interfaces with a DIN rail 22 of conventional design.

In the implementation of Figure 1, the terminal block 12 provides connection points or terminals for control inputs for regulating energization of a coil within relay 10, and for outputting signals from the relay in response to the control input. For example, in the diagrammatical representation of Figure 1, line inputs 24 and 26, one of which will typically be a neutral input, are provided on a first side of the terminal block housing. The line inputs 24 and 26 are electrically connected to conductive pads 28 on the circuit board 14. Traces 30 extend on the circuit board and permit interconnection of the line inputs with the relay 10. In particular, traces 30 route electrical current between pads of the circuit board, with upper pads being linked to coil contacts 32. Contacts 32 are designed to route electrical control signals to relay 10 for energizing the relay coil as described below.

In addition to line inputs 24 and 26, terminal block 12 presents output terminals 34, 36 and 38. The output terminals are designed to provide output signals to downstream circuitry based upon the conductive state of relay 10. The output terminals 34, 36 and 38 are linked to respective contacts 40 which are electrically coupled to relay 10 when inserted in the terminal block housing. As will be appreciated by those skilled in the art, output terminals 34, 36 and 38 will typically provide for common, normally-open and normally-closed wiring.

5 Relay 10 operates in a conventional manner when control signals are applied to it via line inputs 24 and 26 and circuit board 14. That is, when electrical current is applied to the relay coil, contacts within the relay are closed to provide an output signal at contacts 40 and thereby at output terminals 34, 36 and 38. The present technique provides for suppression of leakage current via circuitry populated on board 14.

10 While in the present discussion, reference is made to a terminal block-mounted relay 10, it should be understood that the present technique may be applied to a wide range of circuits and devices, including relays mounted other than on a terminal block. Accordingly, the technique may be applied to circuit board-mountable relays, one or multiple pole relays, as well as relays and other devices having substantially different packaging. In general, the technique provides for suppression of leakage current which could otherwise cause false energization or which could prevent deenergization of a coil or other operator provided in the relay. It should also be noted, that in addition to conventional electro-mechanical relays, the present technique may be equally well employed for solid state relays.

15 Figure 2 illustrates an exemplary circuit board configuration on which the circuitry described below may be supported. In the embodiment illustrated in Figure 2, a circuit board 14 is contoured so as to fit within a portion of a terminal block housing of the type illustrated in Figure 1. Circuit components 42 are mounted on one or more surfaces of the circuit board 14, and interconnected as described below. Contact pads 28 are provided for interfacing the circuit board with external circuitry, including input terminals and output contacts leading to the downstream circuitry, such as the circuitry within a relay 10 (see Figure 1). A periphery 44 of the circuit board provides a convenient interface for engagement of the circuit board within a support housing. However, other alternative mounting structures and schemes may be envisaged. In a present embodiment, an extremity of the circuit board supports an LED 46 which provides a visual indication of the conductive state of the circuitry described below. The

LED may be made visible at a convenient side or edge surface of the support device, such as along an upper edge of the terminal block illustrated in Figure 1.

Certain of the functional circuitry included in an exemplary embodiment of the present technique is shown in Figure 3. The control circuitry, designated generally by the reference numeral 48, serves both to condition input signals and to regulate application of current to the downstream device, in the illustrated example a relay coil. Thus, the control circuit 48 includes a control signal source 50, which may be either an alternating current source or a direct current source. Moreover, various voltage and current ratings may be provided in the device, as illustrated and described in greater detail below with reference to Figures 4 and 5. A signal conditioning circuit 52 appropriately regulates the incoming control signal for application to a rectifier circuit 54. Circuit 54 serves to rectify alternating current control signals to produce direct current waveforms. While the rectifier circuit 54 is unnecessary in applications where a direct current input control signal is available, the circuit may be included in all implementations, where desired, to provide for application of either alternating current or direct current input signals.

A signal conditioning circuit 56 is provided along a DC bus 58 downstream of the rectifier circuit 54. The signal conditioning circuit 56 serves to improve the direct current bus voltage and to limit the voltage to a desired range. LED 46 is provided in series with the signal conditioning circuit 56 on one side of the DC bus to provide an indication of the operative state of the device (i.e., powered or unpowered).

A leakage current suppression circuit 60 is provided along the DC bus 58 to suppress leakage current which may otherwise be present along the DC bus. The leakage current suppression circuit is linked to a solid state switch 62, providing a control input 64 to the solid state switch as described more fully below. The relay coil is positioned in series between the DC bus and the solid state switch 62. Thus, in operation, the leakage current suppression circuit 60 prevents application of current to the relay coil 66 by

regulating the conductive state of solid state switch 62. As described more fully below, when current applied along the DC bus exceeds a predetermined leakage current threshold value, leakage current suppression circuit 60 causes solid state switch 62 to conduct, thereby allowing application of current through relay coil 66. If the current level is below the leakage current threshold level, all current through relay coil 66 is prevented by solid state switch 62, again under the control of leakage current suppression circuit 60.

Figures 4 and 5 illustrate exemplary implementations of the functional circuitry illustrated in Figure 3. Referring first to Figure 4, control circuit 48 receives input control signals via lines 24 and 26. In the circuit configuration of Figure 4, either alternating current or direct current input control signals may be applied. A signal conditioning circuit 52 includes a series of resistors 68 which limit current through the circuit. The configuration of Figure 4 is particularly adapted to a voltage rating of 120V, and to either AC or DC input signals, although other configurations and ratings can be envisaged. The input control signals are applied to rectifier circuit 54. As will be appreciated by those skilled in the art, the rectifier circuit will rectify AC input control signals, and pass DC input control signals unaltered. The input control signals are then routed to DC bus 58, across which signal conditioning circuit 56 is coupled.

In the embodiment of Figure 4, circuit 56 includes a pair of capacitors 70 and 72 which smooth ripple in the voltage across the DC bus where the input control signal is applied in an AC waveform. In a present embodiment, both capacitors have a rating of 0.22 μ F. Circuit 56 further includes a Zener diode 74 which limits or clamps the voltage across the bus to a desired level. In a present embodiment, Zener diode 74 clamps the DC bus voltage to a maximum of 62 volts. Other ratings and voltage levels may, of course, be employed, depending upon the particular circuitry used with the DC bus and the rating of the relay coil or operator.

Leakage current suppression circuit 60 is coupled across the DC bus in parallel with the solid state switch 62. In the illustrated embodiment, circuit 60 includes a pair of resistors 76 and 78 joined by a central node. Resistors 76 and 78 dissipate current, and are selected to provide sufficient voltage at the common node point to place solid state switch 62 in a conductive state only when current through the resistors exceeds a predetermined leakage current threshold level. In a present embodiment, resistor 76 has a rating of 15 k Ω , while resistor 78 has a rating of 464 Ω . A third resistor 80 is coupled to the common node point, and serves to limit current to the base of solid state switch 62 as described more fully below. In a present embodiment, resistor 80 has a rating of 2.43 k Ω .

10

Solid state switch 62 is coupled in parallel with the leakage current suppression circuit 60, and is configured to be coupled in series with the operator of the relay or other powered circuit as described above. In the present embodiment, switch 62 is a bipolar NPN transistor. The base 82 of switch 62 is coupled to resistor 80 of the leakage current suppression circuit. The collector 84 is coupled to circuit 60 as described below. The emitter 86 is coupled to the low side of the DC bus 58. In the illustrated embodiment, a flyback diode 88 is provided to clamp any voltage spike that may result from deenergization of the relay coil. Finally, terminals 90 are provided for coupling the relay coil to the circuit. In the embodiment described above, terminals 90 lead to contacts 32 (see Figure 1) for coupling to the relay.

15

In operation, AC or DC input control signals are applied to terminals 24 and 26 of circuit 48. The voltage levels of the input control signals are reduced by resistors 68, and, where the input control signal is an AC waveform, the waveform is rectified by circuit 54. The resulting DC control signal is applied to DC bus 54, and ripples are removed by capacitors 70 and 72, while the voltage across the DC bus is clamped by Zener diode 74. The operative state of the control signal is visually indicated by LED 46.

20

25

When the level of signals across the DC bus is such that leakage current below a desired threshold occurs through resistors 76 and 78, the voltage at the common node will be insufficient to place switch 62 in a conductive state, thereby preventing any current through the relay operator coupled to terminals 90. In a current implementation, the components are selected to require a current of at least two mA through resistors 76 and 78 before placing switch 62 in a conductive state. Other threshold levels may, of course, be employed. When a control signal is applied to the circuit, raising the voltage level across the DC bus, current through resistors 76 and 78 will increase above the threshold level, causing a rise in the voltage level at the common node point to a level above the leakage current threshold, and thereby at base 82 of switch 62. The switch is then placed in a conductive state, and the circuit is completed through the relay operator coupled to terminals 90.

An alternative configuration for circuit 48 is illustrated in Figure 5. As noted above, a wide variety of voltage and current ratings may be provided within the scope of the present technique. The circuit of Figure 5 is particularly well-suited to higher input control signal ratings, such as 240 VAC. To accommodate such signals, the signal conditioning circuit 52 includes a resistor 92 in series with a capacitor 94. A pair of resistors 96 and 98 are provided electrically and parallel with capacitor 94. The capacitor serves essentially as a series resistance for dropping the line voltage of the input control signal while avoiding heating. Resistors 96 and 98 serve to provide a discharge means for capacitor 94 following removal of control signals from terminals 24 and 26. Resistor 92 serves to limit current through capacitor 94 during initial application of control signals to terminals 24 and 26. In a current implementation, resistor 92 has a rating of 1.5 k Ω , while resistors 96 and 98 have a rating of 475 k Ω . Capacitor 94 in a present implementation has a rating of 0.15 μ F. The remainder of the circuit illustrated in Figure 5 is identical to the circuitry of Figure 4 both in structure and function.

While the invention may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it should be understood that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the following appended claims.

PROVISIONAL PATENT APPLICATION